Mixed-Signal Design Verification Engineer

Job DescriptionJob DescriptionTitle: Mixed-Signal Design Verification Engineer
Location: San Jose, CA
Key Technical Skills:UVM/System Verilog, Python, Synopsys/Cadence EDA Verifications Tools, AMS Verification
Required Experience/Skills: Good knowledge of System-...